UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/784,995	02/25/2004	Kenichi Kaki	1487.32253CC8	9779	
	7590 09/16/200 TERRY, STOUT & KI	EXAMINER			
1300 NORTH SEVENTEENTH STREET SUITE 1800 ARLINGTON, VA 22209-3873			ROJAS, MIDYS		
			ART UNIT	PAPER NUMBER	
			2185		
			NOTIFICATION DATE	DELIVERY MODE	
			09/16/2009	ELECTRONIC	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

dlee@antonelli.com rrodriguez@antonelli.com lthenor@antonelli.com

Office Action Occurrence		Applicat	ion No.	. Applicant(s)				
		10/784,9	95	KAKI ET AL.				
Office Action Summary			r	Art Unit				
		MIDYS F	OJAS	2185				
The MAILING I Period for Reply	DATE of this communic	ation appears on th	e cover sheet with the	correspondence a	ddress			
 Extensions of time may be a after SIX (6) MONTHS from If NO period for reply is speed Failure to reply within the seed 	GER, FROM THE MA rvailable under the provisions of the mailing date of this commu- cified above, the maximum state t or extended period for reply wiffice later than three months after	ILING DATE OF T 37 CFR 1.136(a). In no e nication. utory period will apply and ill, by statute, cause the ap	HIS COMMUNICATIC went, however, may a reply be to vill expire SIX (6) MONTHS from plication to become ABANDON	N. imely filed in the mailing date of this of ED (35 U.S.C. § 133).				
Status								
1) Responsive to	communication(s) filed	on 15 June 2009						
2a) ☐ This action is F	` '	o)⊠ This action is	non-final					
'		<i>'</i> —		rosecution as to th	e merits is			
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims								
4)⊠ Claim(s) <i>1-16 a</i>	<i>nd 18-21</i> is/are pendir	ng in the application	١.					
· \	Claim(s) <u>1-16 and 18-21</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.							
·	5) Claim(s) is/are allowed.							
·	6)⊠ Claim(s) <u>1-16 and 18-21</u> is/are rejected.							
·	is/are objected to.							
8) Claim(s)	-	on and/or election	requirement.					
Application Papers	,		•					
<u> </u>		Evenina.						
•	n is objected to by the		santad or b) 🗆 abiaat	ad to by the Even	inor			
	10)☑ The drawing(s) filed on <u>25 February 2004</u> is/are: a)☑ accepted or b)☐ objected to by the Examiner.							
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority under 35 U.S.C.	§ 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 08/669,914. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
Attachment(s) 1) Notice of References Cite 2) Notice of Draftsperson's I 3) Information Disclosure St	Patent Drawing Review (PT	O-948)	4) Interview Summar Paper No(s)/Mail [5) Notice of Informal	Date				
Paper No(s)/Mail Date 6) Other:								

1. A request for continued examination under 37 CFR 1.114, including the fee set

forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this

application is eligible for continued examination under 37 CFR 1.114, and the fee set

forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action

has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on

6/15/2009 has been entered.

Response to Arguments

2. Applicant's arguments, filed 6/15/2009, with respect to the rejection(s) of claim(s)

1-17 under 35 USC 103 have been fully considered but are not persuasive.

Applicant argues that the prior art does not teach a second erase command sent

to initiate a second internal erase operation of data while said first one of said

nonvolatile semiconductor memories is till performing said internal erase operation.

However, this is taught by Robinson et al. Robinson et al. discloses performing

simultaneous parallel write and erase operations in a group of flash EEPROMs (Col. 23,

lines 48-55 and Col. 24, lines 63-68).

Applicant argues that Nishi does not teach updating of the table after each

occurrence of sending an erase command to a respective nonvolatile memory. The

examiner disagrees. Nishi teaches said control module updating a designation of the

nonvolatile semiconductor memories in the table after each occurrence of sending an

erase command to a respective nonvolatile semiconductor memory (see Col. 6, line 56-Col. 7, lines 5 wherein Nishi discloses continuously updating the header area).

Applicant also argues that the BUSY signal of Nishi does not represent the status polling as claimed. The examiner disagrees. Nishi discloses a semiconductor storage apparatus wherein said control module (system controller 212, which is part of control module 20) carries out a status polling operation in an order of said nonvolatile semiconductor memories to which said control module sent said erase commands after said control module sent said erase commands to all of said nonvolatile semiconductor memories ("continuously sends a signal BUSY to the processor to report that processing is underway in the memory card", Col. 4, lines 32-38). Since polling involves repeatedly checking the status of a device until it is ready, the BUSY signal of Nishi represents the polling operation as claimed.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-16, and 18-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishi (5,724,544) in view of Robinson et al. (5,388,248).

Regarding Claim 1, Nishi discloses a semiconductor storage apparatus to be coupled with a system bus (connector 22, Col. 4, lines 60-67) to receive a write request

accompanied with first and second sectors of data (processor sends addresses for writing... and a write signal WR, Col. 5, lines 15-64), comprising,

a plurality of nonvolatile semiconductor memories (EEPROM 30 and 40) which store said first and second sectors of data therein (address is stored by EEPROM 30 which stores supervisory data and write signal is used to store picture data in EEPROM 40, Col. 2, lines 40-52), and

a control module (20) to be coupled with said system bus (through connector 22), and coupled with said plurality of nonvolatile semiconductor memories (as seen in figure 1),

wherein said control module refers to a table for selecting an arbitrary of one or more of said nonvolatile semiconductor memories (Nishi discloses supervisory areas of the EEPROM 30 and 40 wherein these areas are formatted in a table format (see Figures 2 and 3, and Col. 2, lines 52-67). These areas are referenced in order to facilitate the writing or reading of data into the respective EEPROM. Additionally, when an address is received for an access, the control section references the supervisory areas of Figure 2 and Figure 3 to determine which EEPROM (30 or 40), depending on the address value, is going to be accessed); and

sends a first erase command to one of said plurality of nonvolatile semiconductor memories to initiate a first internal erase operation of data within said one of said plurality of nonvolatile semiconductor memories (when access is for rewriting data, first erase command EE1 is sent to EEPROM 30, Col. 4, lines 12-31), and

wherein, after said first erase command has been sent, said control module sends a second erase command to another of said plurality of nonvolatile semiconductor memories (a second erase signal EE2 is then sent to EEPROM 40, Col. 4, lines 12-31), different from said one of said plurality of nonvolatile semiconductor memories to which said first erase command was sent (EEPROM 30 vs. EEPROM 40), to initiate a second internal erase operation of data within said other of said plurality of nonvolatile semiconductor memories.

Nishi teaches said control module updating a designation of the nonvolatile semiconductor memories in the table after each occurrence of sending an erase command to a respective nonvolatile semiconductor memory (see Col. 6, line 56- Col. 7, lines 5 wherein Nishi discloses continuously updating the header area). Nishi also discloses a semiconductor storage apparatus wherein said control module (system controller 212, which is part of control module 20) carries out a status polling operation in an order of said nonvolatile semiconductor memories to which said control module sent said erase commands after said control module sent said erase commands to all of said nonvolatile semiconductor memories ("continuously sends a signal BUSY to the processor to report that processing is underway in the memory card", Col. 4, lines 32-38). Since polling involves repeatedly checking the status of a device until it is ready, the BUSY signal of Nishi represents the polling operation as claimed.

Nishi does not teach initiating the second erase command while the first erase operation is still being performed in the first nonvolatile memory. Robinson et al. discloses performing simultaneous parallel write and erase operations in a group of

flash EEPROMs (Col. 23, lines 48-55 and Col. 24, lines 63-68). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of Nishi to perform the erase operations in parallel as done by Robinson in order to ensure minimum memory latency while also allowing rapid erasure for the removal of old data in preparation for receiving new data (Robinson Col. 25, lines 1-6).

Regarding Claim 2, Nishi discloses a semiconductor storage apparatus (1), further comprising:

a buffer memory (204), coupled commonly with said plurality of nonvolatile semiconductor memories (see Figure 1), which holds said first and second sectors of data as write data to be written in to said plurality of nonvolatile semiconductor memories (data buffer temporarily stores data sent from processor to the memory card... Col. 3, line 63 – Col. 4, lines 11),

wherein said control module (20) responds to said write request (by the memory controllers 208 and 210 carrying out the accessing of the EEPROMS, Col. 4, lines 12-31), carries out read operations of said first and second sectors of data as said write data from said buffer memory and carries out write operations of said first and second sectors of data as said write data read out from said buffer memory into said plurality of nonvolatile semiconductor memories (executes write signals WR1 and WR2), wherein said write operations into said plurality of nonvolatile semiconductor memories are controlled by sending a first write command from said control module to one of said plurality of nonvolatile semiconductor memories (WR1 is sent by memory controller 208

to EEPROM 30) and by sending a second write command from said control module to another of said plurality of nonvolatile semiconductor memories different from said one to which said first write command has been sent (WR2 is sent by memory controller 210 to EEPROM 40).

Nishi does not teach initiating the second write command while the first write operation is still being performed in the first nonvolatile memory. Robinson et al. discloses performing simultaneous parallel write and erase operations in a group of flash EEPROMs (Col. 23, lines 48-55 and Col. 24, lines 63-68). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of Nishi to perform the write operations in parallel as done by Robinson in order to ensure minimum memory latency while also allowing rapid erasure and programming of flash memories (Robinson Col. 25, lines 1-9).

Regarding Claims 3-4, Nishi discloses a semiconductor storage apparatus wherein one of the EEPROMS is a flashing EEPROM (see Col. 2, lines 40-51). Nishi does not teach each of said plurality of nonvolatile semiconductor memories being comprised of a flash memory semiconductor chip. Nishi does discuss the advantages of a flashing EEPROM (Col. 1, lines 36-61). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of Nishi to include two flashing EEPROMs instead of just one, thus reducing the cost of production. In exchanging the current type of EEPROM for a flashing EEPROM, the

system would have to be adjusted so that the header (or supervisory) data is stored in erasable or re-writable sections.

Regarding Claim 5, Nishi discloses a semiconductor storage apparatus (1) wherein said buffer memory (204) has a storage memory capacity corresponding to a plurality of sectors in units of one byte of data. Nishi does not teach a buffer with a capacity of 512 bytes, which is a sector capacity of a standard disk. Nishi discloses that the buffer can be used for storing data that is read out of memory section 10 (Col. 4, lines 63-67). Additionally, Nishi mentions that large capacities are necessary for the storage of picture data (Col. 4, lines 36-40). Since picture data is stored within memory section 10, and a read request would require for picture data to be read out of memory section 10 and supplied to the processor via the buffer memory 204, it would have been obvious to one of ordinary skill in the art at the time the invention was made to increase the capacity of the buffer memory in order to accommodate for the storage of picture data. Sufficiently increasing the capacity also allows for the system to store more than one picture's worth of data, thus fulfilling read requests at a faster rate.

Regarding Claims 6-7, and 12-13, Nishi discloses a semiconductor storage apparatus wherein said control module includes a processor (the processor becomes part of the control means through its connection in connector 22, Col. 4, lines 60-67).

Regarding Claims 8-9, and 14-15, Nishi discloses a semiconductor storage apparatus wherein said control module (20) further includes an address controller (address identification 206, Col. 4, lines 1-11).

Regarding Claims 10-11, Nishi discloses a semiconductor storage apparatus wherein one of the EEPROMS is a flashing EEPROM (see Col. 2, lines 40-51). Nishi does not teach each of said plurality of nonvolatile semiconductor memories being comprised of a flash memory semiconductor chip. Nishi does discuss the advantages of a flashing EEPROM (Col. 1, lines 36-61). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of Nishi to include two flashing EEPROMs instead of just one, thus reducing the cost of production. In exchanging the current type of EEPROM for a flashing EEPROM, the system would have to be adjusted so that the header (or supervisory) data is stored in erasable or re-writable sections.

Additionally, the system of Nishi teaches buffer memory (204) that has a storage memory capacity corresponding to a plurality of sectors in units of one byte of data. Nishi does not teach a buffer with a capacity of 512 bytes, which is a sector capacity of a standard disk. Nishi reveals that the buffer can be used for storing data that is read out of memory section 10 (Col. 4, lines 63-67). Nishi mentions that large capacities are necessary for the storage of picture data (Col. 4, lines 36-40). Since picture data is stored within memory section 10, and a read request would require for picture data to be read out of memory section 10 and supplied to the processor via the buffer memory

204, it would have been obvious to one of ordinary skill in the art at the time the

Page 10

invention was made to increase the capacity of the buffer memory in order to

accommodate for the storage of picture data. Sufficiently increasing the capacity might

also allow for the system to store more than one picture's worth of data, thus fulfilling

read requests at a faster rate.

Claim 16 is rejected using the same rationale as that used in Claim 1.

Regarding Claims 18 and 20, Nishi discloses status polling comprising

determining whether a predetermined signal has a predetermined value (the status

polling involves receiving a BUSY signal by the host, wherein the BUSY status

represents the predetermined value, see Col. 4, lines 32-37).

Regarding Claim 19 and 21, Nishi discloses status polling wherein the

predetermined signal comprises one data bit of a plurality of data bits (the status polling

of Nishi involves receiving a BUSY signal by the host, wherein the BUSY signal must

comprise a plurality of bits, see Col. 4, lines 32-37).

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to MIDYS ROJAS whose telephone number is (571)272-

4207. The examiner can normally be reached on M-TH 6:00am - 4:30pm.

Application/Control Number: 10/784,995 Page 11

Art Unit: 2185

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sanjiv Shah can be reached on (571) 272-4098. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

/Sanjiv Shah/ Supervisory Patent Examiner, Art Unit 2185

Business Center (EBC) at 866-217-9197 (toll-free).

/Midys Rojas/ Examiner, Art Unit 2185

MR